

Handheld radio deveploment Board

Rev 0.1

 Zettaone Technologies Success Through Agile Technologies...	
Title: Handheld Radio Deveploment Board	
Sheet Name: Macnica_Handheld Radio Deveploment Board	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 1 of 31
Author: Arun P	Reviewed by: <Reviewed By>


Revision History - Rev 0.1			
Sl. No	Version	Description	Date
1	V0.1	Initial Draft	03-07-2027

TABLE OF CONTENT

PageNo	CONTENT
01	Title
02	Revision History
03	Table of Content
04	Main Block Diagram
05	MCU & RF Power Block Diagram
06	FPGA Power Block Diagram
07	Microcontroller
08	Aduiocodec Interface
09	Vocoder Interface
10	Display & Keypad
11	GPS Interface
12	FPGA- QSPI Nor Flash
13	FPGA -HPS_uSDÐERNET
14	FPGA 2A&3A
15	FPGA BANK 5A
16	FPGA POWER
17	FPGA GND
18	Ethernet PHY- RJ45
19	HPS LPDD4
20	RF-FPGA Interface
21	RF-FPGA Interface power
22	RF-TX1_LNA
23	RF-TX2_LNA
24	RF-RX1/RX2_LNA
25	RF-Device Clock Input
26	SYSTEM RESET SECTION
27	5.5V,3.3V&1V8 Regulator


PageNo	CONTENT
28	FPGA-1V1,1V2,1V3,1V8 Regulator
29	LDO AND LOAD SWITCH
30	BOST CONVERTER 12V&24V
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	

Hand held radio architecture Block diagram




5	4	3	2	1
Handheld Radio Board Power Scheme				


Note: Added the Power supply margin 50%	1.5
Considered Buck Efficiency	85%




Date	03-07-2026
Version	0.1
Revision	0.3
Designed by	Arun P


FPGA POWER SUPPLY BLOCK DIAGRAM








AUDIO CODEC




SPEAKER




Layout Note:
1. Provide solder pads for the speaker wire connection (TP) and maintain a minimum 3 mm handling clearance around the speaker TP.
2. Route SPKLP/SPKLN as a differential pair



MICROPHONE



I2C LEVEL TRANSLATOR




I2C Address


Address Format	Value
7-bit I ² C address	0x10
8-bit Write	0x20
8-bit Read	0x21



Title:	Handheld Radio Development Board
Sheet Name:	Audio Codec, Microphone & Speaker Interface
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 8 of 31
Author: Arun P	Reviewed by: <Reviewed By>

AMBE3003 - VOCODER INTERFACE






	
Title: Handheld Radio Development Board	
Sheet Name: Display & Keypad Interface	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 10 of 31
Author: Arun P	Reviewed by: <Reviewed By>


GPS/NAVIC INTERFACE

Design note:

- 1.Power pin De-caps has to be placed close to the pins
- 2.The "RF_IN" trace should match 50ohm impedance
- 3.Provide a 25us low pulse to reset the module









ANTENNA






 Zettaone Technologies <i>Success Through Agile Technologies...</i>	
Title: Handheld Radio Development Board	
Sheet Name: GPS/NAVIC Interface	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 11 of 31
Author: Arun P	Reviewed by: <Reviewed By>

FPGA-QSPI NOR FLASH INTERFACE


QSPI NOR FLASH



FPGA CONFIGURATION



FPGA- JTAG INTERFACE



CONFIG MODE	MSEL2	MSEL1	MSEL0
AS (NORMAL)	0	1	1
AS (FAST)	0	0	1

<- DEFAULT



Zettaone Technologies
Success Through Agile Technologies...

Title: Handheld Radio Development Board



Sheet Name: FPGA-QSPI Nor Flash Interface

Size: c REV: R0.1




Date Created: Friday, July 03, 2026 Sheet: 12 of 31

Author: Arun P Reviewed by: <Reviewed By>


FPGA 3A, HPS LPDDR4




FPGA- INTERFACE




FPGA POWER



FPGA LC FILTERS



FPGA DECAPS







BOTTOM CAPS

PERIPHERAL CAPS





Title: Handheld Radio Development Board	
Sheet Name: FPGA Power	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 16 of 31
Author: Arun P	Reviewed by: <Reviewed By>



FPGA GND



FPGA LC FILTERS





ETHERNET PHY-POWER & DECAPS



NAME	PIN	VALUE	DESCRIPTION
PHYAD2	35	0	ID = 0B000000
PHYAD1	15	0	*RGMII MODE - ADVERTISE ALL CAPABILITIES (10/100/1000 SPEED HALF-/FULL-DUPLEX), EXCEPT 1000BASE-T HALF DUPLEX*
PHYAD0	17	0	
MODE3	27	1	
MODE2	28	1	
MODE1	31	1	
MODE0	32	1	
CLK125_EN	33	0	NO CLOCKOUTPUT FROM PIN41
LED_MODE	41	1	SINGLE LED MODE

ETHERNET PHY- RJ45



Title:	Handheld Radio Development Board
Sheet Name:	Ethernet PHY- Power & Decaps
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 18 of 31
Author: Arun P	Reviewed by: <Reviewed By>


RF-FPGA INTERFACE

IMPEDANCE CHARACTERISTICS:
ALL DATA PORT DIFFERENTIAL PAIRS = 100ohm DIFFERENTIAL,





NOTE1: EXT_LO1 AND EXT_LO2 IS NOT USED,
IN THE DESIGN INTERANL LO IS CONSIDERED

NOTE2: IN THE DESIGN MCS IS NOT USED.
THE DESIGN SINGLE ADVR9002 IS CONSIDERED.




IMPEDANCE CHARACTERISTICS:
DEV_CLK = 100ohm DIFFERENTIAL,




RF-CONTROL AND GPIOS



RF-POWER DECAPS




 Zettaone Technologies <i>Succeeds Through Agile Technologies...</i>	
Title: Handheld Radio Development Board	
Sheet Name: RF-Power Supply3	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 21 of 31
Author: Arun P	Reviewed by: <Reviewed By>




Design Note:
1000pF cap should be placed close to be 22th pin(VCC2) of LTC6431

VCTL	SIGNAL PATH STATE
0	RFC TO RX
1	RFC TO TX

←-- DEFAULT




RX1A LNA & BALUN SECTION




 Zettaone Technologies <i>Success Through Agile Technologies...</i>	
Title: Handheld Radio Development Board	
Sheet Name: RF-RX Amplifier_1	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 24 of 31
Author: Arun P	Reviewed by: <Reviewed By>


SYSTEM RESET FOR 1V8 AND 3V3




BATTERY CONNECTOR




5V5 BUCK CONVERTER




3V3 BUCK CONVERTER




1V8 BUCK CONVERTER




1V9 LOW DROPOUT REGULATOR




1V1 LOW DROPOUT REGULATOR




SD CARD LOAD SWITCH





3V3 FPGA 5A/5B BANK LOAD SWITCH



3V3 CONTROLLER LOAD SWITCH





Title: Handheld Radio Development Board	
Sheet Name: RF Power supply	
Size: C	REV: R0.1
Date Created: Friday, July 03, 2026	Sheet: 30 of 31
Author: Arun P	Reviewed by: <Reviewed By>

